Order Number: MCUK980101G8

Technical Guide

G600 Personal Cellular Telephone



Handheld portable
EB-G600
Car mount kit
EB-HF600Z
Easy fit car mount kit
EB-HF600Z
Dual charger
EB-CR600

Panasonic GSm

This Technical Guide is copyright and issued on the strict understanding that it is not to be reproduced, copied, or disclosed to any third party, either in whole or part, without the prior written consent of Matsushita Communication Industrial UK Ltd.

Every care has been taken to ensure that the contents of this manual give an accurate representation of the equipment. However, Matsushita Communication Industrial UK Ltd. accepts no responsibility for inaccuracies that may occur and reserves the right to make changes to specification or design without prior notice.

The information contained in this manual and all rights in any designs disclosed therein, are and remain the exclusive property of Matsushita Communication Industrial UK Ltd.

Other patents apply to material contained in this publication: BULL CP8 PATENTS

Comments or correspondence concerning this manual should be addressed to: Customer Support Department,
Matsushita Communication Industrial UK Ltd.,
Colthrop,
Thatcham,
Berkshire. RG19 4ZD.
ENGLAND

© 1998 Matsushita Communication Industrial UK Ltd.

TABLE OF CONTENTS

| 1 | INTRODUCTION | | | | | |
|----|----------------------------|--------------------------------------|--|--|--|--|
| | 1.1 | Purpose of this Guide | | | | |
| | 1.2 | Structure of the Guide | | | | |
| 2 | INTERFACES AND TEST POINTS | | | | | |
| | 2.1 | Introduction | | | | |
| | 2.2 | Interfaces | | | | |
| | 2.3 | Test Points | | | | |
| 3 | RF | OVERVIEW | | | | |
| | 3.1 | Introduction | | | | |
| | 3.2 | Functional Description | | | | |
| 4 | TR/ | ANSMITTER | | | | |
| | 4.1 | Introduction | | | | |
| | 4.2 | Functional Description | | | | |
| 5 | RFO | CEIVER | | | | |
| | 5.1 | Introduction | | | | |
| | 5.2 | Functional Description | | | | |
| 6 | BASEBAND OVERVIEW | | | | | |
| | 6.1 | Introduction | | | | |
| | 6.2 | Functional Description | | | | |
| 7 | GEI | MINI | | | | |
| • | 7.1 | Introduction | | | | |
| | 7.1 | Functional Description | | | | |
| 8 | VEC | | | | | |
| 0 | 8.1 | Introduction | | | | |
| | 8.2 | Functional Description | | | | |
| • | | | | | | |
| 9 | | WER SUPPLIES | | | | |
| | 9.1 | Introduction | | | | |
| | 9.2 9.3 | Overview | | | | |
| | 9.4 | Power-down | | | | |
| | 9.5 | Power Management | | | | |
| 10 | ACC | CESSORIES | | | | |
| | 10.1 | Handsfree Unit - Circuit Description | | | | |
| | | Dual Charger 10-5 | | | | |

WARNINGS AND CAUTIONS

WARNING

The equipment described in this manual contains polarised capacitors utilising liquid electrolyte. These devices are entirely safe provided that neither a short-circuit nor a reverse polarity connection is made across the capacitor terminals. FAILURE TO OBSERVE THIS WARNING COULD RESULT IN DAMAGE TO THE EQUIPMENT OR, AT WORST, POSSIBLE INJURY TO PERSONNEL RESULTING FROM ELECTRIC SHOCK OR THE AFFECTED CAPACITOR EXPLODING. EXTREME CARE MUST BE EXERCISED AT ALL TIMES WHEN HANDLING THESE DEVICES.

CAUTION

The equipment described in this manual contains electrostatic sensitive devices (ESDs). Damage can occur to these devices if the appropriate handling procedure is not adhered to.

ESD Handling precautions

A working area where ESDs may be safely handled without undue risk of damage from electrostatic discharge, must be available. The area must be equipped as follows:

Working Surfaces - All working surfaces must have a dissipative bench mat, SAFE for use with live equipment, connected via a 1M2 resistor (usually built into the lead) to a common ground point.

Wrist Strap - A quick release skin contact device with a flexible cord, which has a built in safety resistor of between 5k2 and 1M2 shall be used. The flexible cord must be attached to a dissipative earth point.

Containers - All containers and storage must be of the conductive type.

Batteries

This equipment may contains an internal battery in addition to the external battery packs. These batteries are re-cyclable and should be disposed of in accordance with local legislation. They must not be incinerated, or disposed of as ordinary rubbish.

1 INTRODUCTION

1.1 Purpose of this Guide

This guide contains technical information for the Panasonic G600 personal cellular telephone system operating on the GSM network. Procedures for installing, operating and servicing (e.g. disassembly and testing) the telephone system are provided in the associated Service Manual.

1.2 Structure of the Guide

The guide is structured to provide service-engineering personnel with the following technical information on the GSM mobile telephone:

- 1. Interface details and relevant test points.
- 2. Functional description of each section of the mobile telephone.
- 3. Detailed description of each section of the mobile telephone.

INTRODUCTION

This page is intentionally blank

2 INTERFACES AND TEST POINTS

2.1 Introduction

This section provides details on connections between the RF and Baseband PCB and other interfaces on G600.

2.2 Interfaces

2.2.1 Baseband and RF

This details the 50-way connector between the RF and baseband PCB.

| No. | Signal Name | Function | Connection | Status |
|-----|-------------|--|------------------------|---------------------------------------|
| 1 | BAT TEMP | Battery Temperature measurement signal | ADIN3 of VEGA(10bitAD) | |
| 2 | CHARGE ON | Charge control signal for Dual Charger | Extended I/O: Q(1) | H:Charge On L:Charge Off |
| 3 | GND | | | |
| 4 | TX AUDIO | TX AUDIO analogue signal | AUXIN of VEGA | |
| 5 | RX AUDIO | RX AUDIO analogue signal | AUXOUT of VEGA | |
| 6 | GND | | | |
| 7 | nADP SENSE | Optional Adaptor detection signal | ADIN4 of VEGA(10bitAD) | |
| 8 | nHF SENSE | Handsfree connection sense signal | IO(11) of GEMINI | L:HF connected H:HF disconnected |
| 9 | LO2SEL | 2nd Local Frequency control signal | TSPACT(4) of GEMINI | L:RX 8 MON slot H:TX slot |
| 10 | BUZZ- | Buzzer control signal | BUZZIN of Charge IC | |
| 11 | BUZZ+ | Buzzer control signal | REGFB of Charge IC | 6V MAX |
| 12 | SIM RST | SIM Interface: Reset signal | SIM RST of GEMINI | Depends on SIM Card |
| 13 | SIM IO | SIM Interface: I/O signal | SIM I/O of GEMINI | 3.25/372=8736.56baud |
| 14 | SIM CLK | SIM Interface: Clock signal | SIM CLK of GEMINI | 3.25MHz clock |
| 15 | TX ON | Transmitter block power control signal | TSPACT(10) of GEMINI | H:On, L: Off |
| 16 | PA ON | PA power control signal | TSPACT(11) of GEMINI | H:On, L:Off |
| 17 | RF ON | RF common block power control signal | TSPACT(5) of GEMINI | H:On, L: Off |
| 18 | RX ON1 | Receiver block power control signal1 | TSPACT(6) of GEMINI | H:On, L: Off |
| 19 | RX ON2 | Receiver block power control signal2 | TSPACT(7) of GEMINI | H:On, L:Off |
| 20 | nRADIO_MUTE | Radio Mute control signal for Car | Extended I/O: Q(4) | L: Radio Mute Hi – Z:Radio Un-Mute |

| No. | Signal Name | Function | Connection | Status |
|-----|-------------|---|-------------------------------------|---|
| 21 | VIB_ON | Vibrator control signal | Extended I/O: Q(3) | H: Vibration On L: Vibration Off |
| 22 | nON_HOOK | ON HOOK detection signal | 10(9) of GEMINI | H: Off Hook L: On Hook |
| 23 | PA_RAMP | RF Output power control signal of PA | APC of VEGA(5bitDA) | 64 step |
| 24 | VBAT | Battery Power Supply | BAT VOLT:ADIN1(10bitAD) | Li-ION: 7.2V Ni-MH: 4.8V |
| 25 | DCOUT | 3.5V DC/DC output power supply | | 3.44V ±5% |
| 26 | D5V | 5.0V DC/DC output power supply for SIM | | 5.0V ± 2.4% |
| 27 | EXT_PWR | External Power Supply | nEXT_PWR: IO(2) of GEMINI | 9.4V Max |
| 28 | VDD | Power supply for Vibrator | | |
| 29 | GND | | | |
| 30 | 13MHZCLK | 13MHz Main (Master) Clock | MCLK (more than 0.5V) | |
| 31 | SERIAL_UP | Serial Interface (Uplink) | GEMINI USART(8251) | Baud rate:115.2, 57.6, 38.4, 28.8, 19.2, 9.6(k) |
| 32 | IGNITION | Ignition sense signal | nIGNITION: IO(4) of GEMINI | H: Ignition On, L(Hi – Z): Ignition Off |
| 33 | SERIAL_DOWN | Serial Interface (Downlink) | GEMINI USART(8251) | 8 bit, Even, 1 stop |
| 34 | nLOGIC_PWR | H/H power sense signal for Optional equipment | LOGIC_PWR: IO(1) of GEMINI | L: H/H Power On Hi – Z: H/H Power Off |
| 35 | nHF_ON | HF Audio block control signal | HF_ON: 10(3) of GEMINI | L: HF Audio On Hi – Z: HF Audio Off |
| 36 | BATID | Battery Cell detection signal | BAT – ID :ADIN2 of VEGA(10bitAD) | |
| 37 | VREF_OUT | Vega reference voltage output signal for RF | VMID of VEGA | |
| 38 | DQX | Downlink nQ signal | | |
| 39 | DQ | Downlink Q signal | | |
| 40 | DIX | Downlink nl signal | | |
| 41 | DI | Downlink I signal | | |
| 42 | GND | | | |
| 43 | OCE | Output Cancel Enable signal | BCAL=TSPACT(I) of GEMINI | H: Enable |
| 44 | IFAGCEN | IF AGC Enable signal for RX IC | TSPEN(4) of GEMINI | H: Enable L: Disable |
| 45 | PLL_STRB | PLL serial interface signal: Strobe | TSPACT(9) of GEMINI | H: Enable L: Disable |
| 46 | PLL_SD | PLL and AGC serial interface signal: Data | TSPDO of GEMINI | |

| No. | Signal Name | Function | Connection | Status |
|-----|-------------|--|------------------------------|------------------------------|
| 47 | PLL_CLK | PLL and AGC serial interface signal: Clock | TSPCLK of GEMINI | |
| 48 | GND | | | |
| 49 | UQX | Uplink nQ signal | | |
| 50 | UQ | Uplink Q signal | | |
| 51 | UI X | Uplink nl signal | | |
| 52 | UI | Uplink I signal | | |
| 53 | PL_CONT | TX Power Level control signal | IO(6) of GEMINI | H: TX PL5~1 L: TX PL12~19 |
| 54 | VBAT | Battery Power Supply | BAT VOLT: ADIN1(10bitAD) | Li-ION: 7.2V Ni-MH: 4.8V |
| 55 | DCOUT | 3.5V DC/DC output power supply | | 3.44V ± 5% |
| 56 | D5V | 5.0V DC/DC output power supply for SIM | | 5.0V ± 2.4% |
| 57 | EXT_PWR | External Power Supply | nEXT PWR: IO(2) of GEMINI | 9.4V Max |
| 58 | VDD | Power supply for Vibrator | AFC of VEGA (13bitDA) | |
| 59 | GND | | | |
| 60 | AFC | TCVCXO Frequency Control signal | | |

2.2.2 External Interface

G600 has 2 external connectors, a multiway connector for use with a handsfree and data and additional contacts for the charging the battery pack while in the desk top charger. Both interfaces are electrically and mechanically compatible with G600.

Handsfree and data connector (J001)

| PIN | Signal | Direction (from HH) | Description |
|-----|------------------------------|------------------------|---|
| 1 | GND | | Power supply and digital signal ground |
| 2 | TX_AUDIO | Input | TX audio |
| 3 | AUDIO_GND | | Audio signal ground |
| 4 | nHF_ON | Output | Handsfree control signal (Lo=ON, Hi-Zo=OFF) |
| 5 | nADP_SENSE | Input | Data adaptor select signal |
| 6 | SERIAL_UP | Input | UART up (9600, 33.8kbps) |
| 7 | SERIAL_DOWN | Output | UART down (9600, 33.8kbps) |
| 8 | EXT_PWR | Input | Power for charging |
| 9 | GND | | Digital signal power supply ground |
| 10 | RX_AUDIO | Output | RX audio signal (analogue) |
| 11 | nRADIO_MUTE | Output | Radio mute (Lo=mute, Hi-Zo=Not muted) |
| 12 | nHF_SENSE | Input | Handsfree select signal (Lo=Handsfree mode) |
| 13 | nFLASH_WE / PERF_PWR_ENBL | Output | Flash write enable and enable external peripheral (Lo=Enable flash write) |
| 14 | IGNITION | Input | Condition of ignition (Lo=off, Hi=on) |
| 15 | nLOGIC_PWR | Output | Handheld state (Lo=off, Hi=on) |
| 16 | PERF_PWR / PA_ON | Output | Power amplifier control signal and external peripheral power supply |

Charge Contacts

| PIN | Signal | Description |
|-----|---------|--------------------|
| 20 | EXT_PWR | Power for charging |
| 21 | GND | Ground |

Battery Contacts

| PIN | Signal | Description |
|-----|--------|---------------------------|
| Т | TEMP | Battery temperature sense |
| + | BATT + | Battery positive |
| - | BATT - | Battery negative |
| S | SENSE | Battery Type Sensor |

SIM Interface

| PIN | SIGNAL |
|-----|---------------------|
| 1 | GND |
| 2 | 5V |
| 3 | Not connected |
| 4 | Reset |
| 5 | Serial input/output |
| 6 | Clock |
| 7 | Not connected |
| 8 | Not connected |

2.3 Test Points

2.3.1 Baseband

| TP No. | Signal |
|--------|-----------------------|
| 402 | TO3 (U401 pin 88) |
| 403 | TO0 (U401 pin 83) |
| 404 | nRESET |
| 405 | |
| | TCK (U401 pin 90) |
| 406 | TMS (U401 pin 91) |
| 407 | SIM_CLK_LO |
| 412 | TO0 (U402 pin 63) |
| 413 | TOD (U402 pin 62) |
| 414 | TRST (U402 pin 24) |
| 415 | TCK (U402 pin 64) |
| 416 | TMS (U402 pin 61) |
| 420 | VIB_ON |
| 421 | TEST 1 (U402 pin 69) |
| 422 | TEST 2 (U402 pin 68) |
| 423 | TEST 3 (U402 pin 67) |
| 424 | BL_VB_ON |
| 425 | CHARGE_LED |
| 426 | POLEOUT (U503 pin 18) |
| 427 | MIC_N |
| 428 | MIC_P |
| 429 | REC_P |
| 430 | REC_N |
| 31 | TX_AUDIO |
| 432 | RX_AUDIO |
| 433 | 13MHzCLK |
| 434 | PA_ON |
| 435 | TX_ON |
| 436 | RX_ON2 |

| TP No. | Signal |
|--------|--------------|
| 437 | RX_ON1 |
| 438 | OCE |
| 439 | RF_ON |
| 440 | LO2SEL |
| 441 | nHF_TX_MUTE |
| 442 | VREF_OUT |
| 443 | SIM_CLK |
| 444 | SIM_IO |
| 445 | SIM_RST |
| 446 | BAT_TEMP |
| 447 | nADP_SENSE |
| 448 | nHF_SENSE |
| 449 | nON_HOOK |
| 450 | nLOGIC_POWER |
| 451 | IGNITION |
| 452 | SERIAL_UP |
| 453 | BATID |
| 454 | nHF_ON |
| 455 | SERIAL_DOWN |
| 456 | CHARGE_ON |
| 457 | KBC(0) |
| 458 | KBC(1) |
| 459 | KBC(2) |
| 460 | KBC(3) |
| 461 | KBC(4) |
| 462 | KBR(4) |
| 463 | KBR(3) |
| 464 | KBR(2) |
| 465 | KBR(1) |
| 466 | KBR(0) |
| 467 | nPOWKEY |
| | |

| TP No. | Signal |
|--------|---------------------|
| 468 | nRADIO_MUTE |
| 469 | AFC |
| 470 | PARAMP |
| 501 | BUZON (U501 pin 19) |
| 502 | REGF8 (U501 pin 15) |
| 503 | nLV3 |
| 504 | nRESET |
| 505 | BUZZER |
| 506 | PAGING_LED |
| 507 | EXT_PWR |
| 508 | VDD |
| 510 | VBAT |
| 512 | D5V |
| 513 | DC_OUT |
| 514 | D3V |
| 516 | A3V |

2.3.2 RF

| TP No. | Signal |
|--------|-------------|
| 1 | BAT_TEMP |
| 2 | nCAHRGE_ON |
| 4 | TX_AUDIO |
| 5 | RX_AUDIO |
| 7 | nADP_SENSE |
| 8 | nHF_SENSE |
| 9 | IFLSEL |
| 10 | BUZZ - |
| 11 | BUZZ + |
| 13 | PARAMP |
| 15 | TX_ON |
| 16 | PA_ON |
| 17 | LO_EN |
| 18 | RX_ON1 |
| 19 | RX_ON2 |
| 20 | nRADIO_MUTE |
| 21 | VIB_ON |
| 22 | nON_HOOK |
| 24 | BATTERY + |
| 25 | DC_OUT |
| 27 | EXT_PWR |
| 28 | V_VIB |
| 30 | CKL3MI |
| 31 | SERIAL_UP |
| 32 | IGNITION |
| 33 | SERIAL_DOWN |
| 34 | nLOGIC_PWR |
| 35 | nHF_DN |
| 36 | BATT_ID |
| 38 | DLQN |

| TP No. | Signal |
|----------------|----------|
| 39 | DLQP |
| | |
| 40 | DLIN |
| 41 | DLIP |
| 43 | BCAL |
| 44 | IFAGCEN |
| 45 | PLL_STR |
| 46 | PLL_SD |
| 47 | PLL_CLK |
| 49 | ULQN |
| 50 | ULQP |
| 51 | ULIN |
| 52 | ULIP |
| 53 | PLL_CONT |
| 60 | AFC |
| E901 – E908 | GND |

3 RF OVERVIEW

3.1 Introduction

All the RF circuitry is contained on one PCB. The RF PCB has six layers made from FR4 material. Top and bottom layer tracks are gold-plated to prevent oxidization and enable better soldering. The board thickness is 1.0 mm (+0.0, -0.1mm).

The majority of the components are on one side of the PCB leaving as much as possible of the opposite side to be a complete ground plane; this is used to provide RF shielding.

The RF board is connected to the baseband digital board via a 60 way dual in-line connector.

A metallised plastic chassis is used to separate the RF and the Logic PCB's. The chassis has no holes other than the one for the interface connector. The continuous chassis design is important for EMC purposes. When the chassis is sandwiched between the RF and the Logic PCB's the ground plane of the RF board together with the chassis forms an effective shielded enclosure, which prevents spurious emissions. The chassis has been designed to provide smaller walled sections, which are used to isolate sensitive areas from areas with high level RF signals.

3.2 Functional Description

The major building blocks for the RF design are the transmit (Tx) and receive (Rx) IC's, RF-IF dual PLL and the antenna subsystem.




Figure 1: RF Block Diagram

600-0301

3.2.1 Functional Description of the PLL's

The G600 design employs two fixed IF LO's - 201MHz for Rx and 246MHz for Tx. They are generated at 402MHz and 496MHz using the IF part of the PLL IC. The IF VCO used is a discrete design and the VCO tuning frequency is selectable between 402MHz and 492MHz by means of switching the frequency determining inductors, L302+L303, by IFLOSEL control line.

The RF LO is generated by the PLL formed by the RF part of the PLL IC MB15F02 and an external modular VCO. The use of a modular VCO improves the design repeatability.

3.2.2 Antenna

The antenna is a fixed helical type. A whip antenna may be connected to the RF path and provides better gain and minimizes the head effects on the antenna.

The I/O connector incorporates a mechanical RF switch which routes the RF signal to the I/O connector for handsfree operation and test purposes.

3.2.3 Transmit and Receive

The transmit and receive paths of G600 are covered in their own specific chapters later in this manual.

RF OVERVIEW

This page is let intentionally blank

4 TRANSMITTER

4.1 Introduction

This section provides a technical description of the transmitter circuit of the RF circuit. A circuit diagram of the whole system is provided in Section 8 of the Service Manual.

4.1.1 Uplink Frequencies

| CHANNEL NUMBERS | UPLINK FREQUENCIES (MHz) | | | | |
|---|---|---|---|---|---|
| 1-5 | 890.200 | 890.400 | 890.600 | 890.800 | 891.000 |
| 6-10 | 891.200 | 891.400 | 891.600 | 891.800 | 892.000 |
| 11-15 | 892.200 | 892.400 | 892.600 | 892.800 | 893.000 |
| 16-20 | 893.200 | 893.400 | 893.600 | 893.800 | 894.000 |
| 21-25 | 894.200 | 894.400 | 894.600 | 894.800 | 895.000 |
| 26-30 31-35 36-40 41-45 46-50 | 895.200 896.200 897.200 898.200 899.200 | 895.400 896.400 897.400 898.400 899.400 | 895.600 896.600 897.600 898.600 | 895.800 896.800 897.800 898.800 899.800 | 896.000 897.000 898.000 899.000 900.000 |
| 51-55 | 900.200 | 900.400 | 900.600 | 900.800 | 901.000 |
| 56-60 | 901.200 | 901.400 | 901.600 | 901.800 | 902.000 |
| 61-65 | 902.200 | 902.400 | 902.600 | 902.800 | 903.000 |
| 66-70 | 903.200 | 903.400 | 903.600 | 903.800 | 904.000 |
| 71-75 | 904.200 | 904.400 | 904.600 | 904.800 | 905.000 |
| 76-80 | 905.200 | 905.400 | 905.600 | 905.800 | 906.000 |
| 81-85 | 906.200 | 906.400 | 906.600 | 906.800 | 907.000 |
| 86-90 | 907.200 | 907.400 | 907.600 | 907.800 | 908.000 |
| 91-95 | 908.200 | 908.400 | 908.600 | 908.800 | 909.000 |
| 96-100 | 909.200 | 909.400 | 909.600 | 909.800 | 910.000 |
| 101-105 106-110 111-115 116-120 121-124 | 910.200 911.200 912.200 913.200 914.200 | 910.400 911.400 912.400 913.400 914.400 | 910.600 911.600 912.600 913.600 914.600 | 910.800 911.800 912.800 913.800 914.800 | 911.000 912.000 913.000 914.000 |

4.2 Functional Description

The main building block in the Tx line-up is the transmitter IC U102 which provides a Class 4 (2 Watts) transmitter.




Figure 1: Transmitter IC U102

600-0401

MCUK980101G8

Technical Guide

The RF mixer is used to generate the GSM carrier, which is then modulated by the baseband I-Q signals in the quadrature modulator. The output from the quadrature modulator is buffered and is output differentially at about -8dBm.

The RF LO is obtained from the same VCO that supplies the Rx LO, therefore the Tx IF frequency is 45MHz greater than the Rx IF frequency. The IF LO is generated by the same discrete VCO as the Rx IF VCO offset by 90MHz. The VCO frequency is divided by two by an on-chip divider to generate the required 246MHz.

The output from Tx IC is filtered before and after the PA driver U1063. The amount of filtering provided ensures that the Tx spurii and the Tx noise in the Rx band are within GSM limits with sufficient margins.

The PA amplifies the output from the PA driver to any required level up to PL5 (33dBm) at the antenna. The power level can be controlled as required in Phase II GSM in 2dB steps from 33dBm to 9dBm. To achieve the accuracy and time mask requirements for the output power, a closed loop power control design has been implemented. In this method, a portion of the output power is coupled into a detector. This sample is then compared with a ramp waveform whose rising and falling edges are precisely shaped to ensure that the frequency splash due to the fast turn on and off of the PA remains within specifications. The level of the ramp waveform determines output power level that needs to be transmitted.

The output from the PA is filtered through a discrete low-pass filter to ensure that there is sufficient margin in the rejection of the second and third Tx harmonics as the duplexer rejection is not sufficient.

For a typical output power of 33dBm at the antenna, assuming a typical loss of 1.5dB between the PA output and the antenna, the PA has an efficiency minimum of 40%.

4.2.1 Signal Levels

The signal levels through the transmitter IC are given below.




Figure 2: Typical Losses

600-0402

TRANSMITTER

This page is left intentionally blank

5 RECEIVER

5.1 Introduction

This section provides a technical description of the receiver section of the RF circuit. A circuit diagram of the whole system is provided in Section 8 of the Service Manual (Order No. MCUK980101C8).

5.1.1 Downlink Frequencies

| CHANNEL NUMBERS | DOWNLINK FREQUENCIES (MHz) | | | | |
|---|---|---|---|---|--|
| 1-5 | 935.200 | 935.400 | 935.600 | 935.800 | 936.000 |
| 6-10 | 936.200 | 936.400 | 936.600 | 936.800 | 937.000 |
| 11-15 | 937.200 | 937.400 | 937.600 | 937.800 | 938.000 |
| 16-20 | 938.200 | 938.400 | 938.600 | 938.800 | 939.000 |
| 21-25 | 939.200 | 939.400 | 939.600 | 939.800 | 940.000 |
| 26-30 | 940.200 | 940.400 | 940.600 | 940.800 | 941.000 |
| 31-35 | 941.200 | 941.400 | 941.600 | 941.800 | 942.000 |
| 36-40 | 942.200 | 942.400 | 942.600 | 942.800 | 943.000 |
| 41-45 | 943.200 | 943.400 | 943.600 | 943.800 | 944.000 |
| 46-50 | 944.200 | 944.400 | 944.600 | 944.800 | 945.000 |
| 51-55 | 945.200 | 945.400 | 945.600 | 945.800 | 946.000 |
| 56-60 | 946.200 | 946.400 | 946.600 | 946.800 | 947.000 |
| 61-65 | 947.200 | 947.400 | 947.600 | 947.800 | 948.000 |
| 66-70 | 948.200 | 948.400 | 948.600 | 948.800 | 949.000 |
| 71-75 | 949.200 | 949.400 | 949.600 | 949.800 | 950.000 |
| 76-80 | 950.200 | 950.400 | 950.600 | 950.800 | 951.000 |
| 81-85 | 951.200 | 951.400 | 951.600 | 951.800 | 952.000 |
| 86-90 | 952.200 | 952.400 | 952.600 | 952.800 | 953.000 |
| 91-95 | 953.200 | 953.400 | 953.600 | 953.800 | 954.000 |
| 96-100 | 954.200 | 954.400 | 954.600 | 954.800 | 955.000 |
| 101-105 106-110 111-115 116-120 121-124 | 955.200 956.200 957.200 958.200 959.200 | 955.400 956.400 957.400 958.400 959.400 | 955.600 956.600 957.600 958.600 959.600 | 955.800 956.800 957.800 958.800 959.800 | 956.000 957.000 958.000 959.000 |

5.2 Functional Description

The main building block for the receiver is the IC U201. The receiver is a double superhet type with the first IF at 201MHz; this is then converted down to zero IF.

The Rx IC contains the following stages:

- 1. LNA
- 2. RF mixer
- Gain controlled 5-stage IF amplifier
- 4. I,Q quadrature down converter
- 5. Baseband Op Amps for further amplification and some filtering of the baseband I,Q signals




Figure 1: Receiver IC U201

600-0501

RF input to the receiver is either via the antenna or via the I/O connector for test purposes and handsfree operation. The input signal from the antenna or the I/O connector is fed into the LNA through the ANT – Rx path of the ceramic duplexer (FL104). The duplexer provides a low-pass filter function for the Tx signals between its Tx and ANT ports and an additional notch in the Rx band to minimize the Tx noise within the Rx band. The response between the ANT and Rx ports is a bandpass filter response providing the roofing filter function for the Rx front end.

The LNA gain can be controlled via a three-wire bus between a typical value of 17dB and approximately -3dB. The LNA gain reduction is required for operation under strong signal conditions where input power levels are greater than about -40dBm.

The output from the LNA goes through a differential BP SAW filter and is differentially fed into the 1st down-converter mixer. The LO for the mixer is generated by a PLL (U304) employing a modular VCO (U305). The output from the VCO is buffered by an RF MMIC amplifier (U306). The LO frequency range is 1136.2 to 1160.8MHz.

The IF output at 201MHz from the mixer is filtered by the differential IF SAW filter (FL203) before it is fed into the gain-controlled IF amplifiers. The use of differential filters eliminates the need for baluns and provides some space advantage.

The IF amplifier is a five stage cascaded section. The gain is controllable by a three-wire bus from -10 to +70dB in 2dB steps. This function is used for AGC purposes.

The output from IF amplifiers is fed into two quadrature mixers where it is converted down to its baseband. The IF LO is generated at 402MHz by an external discrete VCO. An on-chip divider on the Rx IC divides this by two and also produces two outputs in quadrature to generate the baseband I and Q signals. The outputs from the mixers are connected to external pins through a pair of buffers. Two on-chip Op Amps are used to amplify the AC signal from the mixers to meet the overall signal budget requirements.

The DC level at the output of the Op Amps is 0.95V and a resistive DC adder is used to increase this DC levels to 1.425V as required by the baseband IC VEGA (see Section 8).

The coupling between RF output and the baseband input has been designed as DC coupling in order to minimize the turn-on time of the Rx IC for the purpose of current optimization.

5.2.1 Signal Levels

The signal levels through the receiver IC are given below.




Figure 2: Nominal and Worst Case Signal Levels

600-0502

| -102.0 | -105.2 | -90.2 | -94.2 | -89.2 | -98.2 | Worst case (dBm) |
|--------|--------|-------|-------|-------|-------|-------------------|
| -102.0 | -104.7 | -87.7 | -90.9 | -82.9 | -91.9 | Normal case (dBm) |

RECEIVER

This page is left intentionally blank

6 BASEBAND OVERVIEW

6.1 Introduction

All Baseband circuitry is contained on one PCB. The Baseband PCB has six layers made from FR4 material. Top and bottom layers are gold-plated to prevent oxidization and enable better soldering. The board thickness is 1.0mm (+0.0, -0.1mm).

The Baseband board is connected to the RF board via a 50 way dual in line connector.

A metallised plastic chassis is used to separate the Baseband and the RF PCB's. The continuous chassis design is important for EMC purposes. When the chassis is sandwiched between the Baseband and the RF PCB's the ground plane of the RF board together with the chassis forms an effective shielded enclosure, which prevents spurious emissions.

6.2 Functional Description

The G600 baseband is based around a 2 chip GSM chipset. One chip carries out signal processing with DSP and CPU, called GEMINI, and the other chip contains the analogue interface chip, called VEGA. The highly integrated nature of these components means each contain a large number of functions.




Figure 1: Baseband Block Diagram

600-0601

6.2.1 Keypad

The Keypad has a 5 x 5 matrix allowing 25 keys to be scanned on a key being pressed, a keypad interrupt is generated. To find which key is pressed the software must assert each column in turn and read which row is active. Because of key bounce, the key press must then be confirmed twice at about 20mS intervals. Because the End Key is also used to power on the phone it is allocated a complete row of the keyboard scan.

The Keyboard scanning is software controlled. Key pressed is indicated by an interrupt, but key release is controlled by software.




Figure 2: Keypad Matrix

600-0602

6.2.2 Subscriber Identity Module (SIM)

The SIM interface is designed for 5V SIMs, this requires the addition of a 5V step up regulator to provide the Interface requirements for a 5V SIM.

The SIM outputs are open drain, and the inputs are 5V tolerant. To achieve the required rise time on the clock line a transistor must be used to pull the clock high.

6.2.3 Time Processing Unit (TPU)

The TPU provides the GSM TDMA timing requirements for the system, external timing signals are provided by an area of Microcode within the GEMINI chip.

| GEMINI Pin | Description | |
|------------|----------------------------------|--|
| 65 | VEGA BENA | |
| 66 | VEGA BCAL | |
| 67 | VEGA BULON | |
| 68 | VEGA BDLON | |
| 69 | RF signal IFLOSEL | |
| 70 | RF signal LO_EN | |
| 118 | RF signal RXON1 | |
| 119 | RF signal RXON2 | |
| 58 | Used as nTSPEN (0) (VEGA SELECT) | |

| GEMINI Pin | Description |
|------------|-------------------------------|
| 59 | Used as nTSPEN (4) (PLL_STRB) |
| 60 | RF signal TXON |
| 61 | RF signal PAON |
| 62 | Used as TSPEN (4) (IFAGCEN) |

6.2.4 CPU Memory

The memory requirements for G600 are;

- 1 16Mbit 3V FLASH organized as 1M * 16
- 2 2Mbit 3V RAM organized as 256k * 8
- 3 16kbit 3V Serial EEPROM as 2k * 8

6.2.5 LCD

The LCD assembly is a subassembly comprising of LCD glass and driver chip with connection to the Logic PCB.

A 96 x 58 pixel graphical display is used to give maximum information. It can also display Chinese characters and large numbers. For example, 12 x 12 line or 16 x 3 line, both with 2 lines of icons.

A Sharp LH155B display driver is used.

6.2.6 Microphone

The microphone is the same type used on G500.

6.2.7 Buzzer

The volume level of the buzzer is defined by the 6 bit PWM register setting in GEMINI I/O. The buzzer tune is then superimposed on this level using software.

Timer 1 in GEMINI is used to time the period between switching the buzzer on and off to make the tune. For more complex buzzer ringing tunes, the buzzer volume level can also be altered after each time-out of timer 1.




Figure 3: Buzzer Control Circuit

600-0603

BASEBAND OVERVIEW

This page is let intentionally blank.

7 GEMINI

7.1 Introduction

Gemini contains the DSP, CPU, GSM timing functions and many peripheral functions. The software for the DSP is contained in masked ROM.

7.2 Functional Description




Figure 1: GEMINI Block Diagram

600-0701

7.2.1 Digital Signal Processor

The Digital Signal Processor (DSP) core is compatible with the Texas Instruments TMS350C5xx family of DSPs. Included in the DSP core is an interface to the CPU by a shared memory interface.

The DSP memory is also located within GEMINI, the ROM code size is determined by the size of the software.

7.2.2 CPU

The CPU is a 32 bit RISC CPU with 16bit instruction set. The CPU is designed to access 32bit memory and peripherals, a further module within the GEMINI chip allows access to 8 or 16bit memory.

| Memory access times | | | | | |
|---------------------|--------------------|---------------------------------------|--|--|--|
| Clock Speed | Memory Access Time | Additional Access time per wait state | | | |
| 19.5MHz | 41nS | 51nS | | | |
| 13MHz | 67nS | 77nS | | | |
| 9.75MHz | 91nS | 102nS | | | |
| 6.5MHz | 144nS | 154nS | | | |
| 4.875MHz | 194nS | 204nS | | | |
| 3.75MHz | 298nS | 308nS | | | |

For 120nS access FLASH and RAM, a 6.5MHz clock gives 1 wait state access to both devices.

7.2.3 Memory Interface

The memory interface allows the 32 bit CPU to access 16 and 8 bit devices, and allows the addition of wait states to memory access. The memory interface allows between 0 and 7 wait states to be added. The ROM area is hardware write protected, a FLASH write enable bit in the ROM wait state configuration register can be used to enable write access the ROM area.

| CPU Memory MAP | | | | |
|----------------|---------------|------|------------------------------|-----------|
| Device Name | Start address | Size | Use | Bus width |
| ROM | 0000:0000 | 2M | FLASH 1M bytes | 16 bits |
| RAM | 0020:0000 | 2M | RAM 256k bytes | 8 bits |
| BUS CNTRL | 0040:0000 | 1M | wait state registers | 16 bits |
| API RAM | 0050:0000 | 8k | CPU/DSP shared ram | 16 bits |
| TPU RAM | 0050:0000 | 8k | GSM timer Microcode RAM | 16 bits |
| APIC | 0050:4000 | 1k | CPU/DSP interface controller | 16 bits |
| SIM | 0050:4800 | 1k | SIM interface | 16 bits |
| TSP | 0050:4C00 | 1k | Timed Serial port | 16 bits |
| INTH | 0050:5000 | 1k | Interrupt controller | 16 bits |
| TPU REG | 0050:5400 | 1k | GSM timer registers | 16 bits |
| CLKM | 0050:5800 | 1k | Clock control module | 16 bits |
| TIMER | 0050:5C00 | 1k | software timers | 16 bit |
| APIF | 0050:6000 | 1k | ARM peripheral interface | 16 bit |
| UWIRE | 0050:6400 | 1k | Synchronous Serial port | 16 bit |
| ARMIO | 0050:6800 | 1k | Keypad, buzzer, LCD & I/O | 8 bit |
| 8251 | 0050:6C00 | 1k | UART | 8 bit |
| CS2 | 0060:0000 | 2M | LCD driver | 8 bit |
| nCS0 | 0080:0000 | 2M | Extended I/O | 8 bit |
| nCS1 | 00A0:0000 | 2M | not used | _ |

7.2.4 Interrupt Handler

The ARM CPU has 2 interrupts. FIQ is a Fast non maskable interrupt and IRQ is a standard maskable interrupt. GEMINI has 11 interrupt sources, The interrupt handler assigns priorities to these interrupts and routes them to either the FIQ or IRQ inputs of the ARM CPU. Additionally the interrupt handler controls waking up of the CPU on receiving an unmasked interrupt, if the CPU is in sleep mode.

For G600 the FIQ interrupt is reserved for the power supply fail priority interrupt.

| Interrupt level assignments | | | | | |
|-----------------------------|-----------------------------|----------------------|--|--|--|
| Interrupt source | Description | Interrupt detection | | | |
| IRQ_TIM1 | Buzzer timer | Edge sensitive | | | |
| IRQ_TIM2 | operating system timer | Edge sensitive | | | |
| IRQ_API | DSP Interface interrupt | Edge sensitive | | | |
| IRQ_EXT | Power supply fail interrupt | Level sensitive | | | |
| IRQ_USART | UART Interrupt | Level sensitive | | | |
| IRQ_ARMIO | Keypad Interrupt | Low for 1 clk period | | | |
| IRQ_FRAME | Frame Interrupt | Edge sensitive | | | |
| IRQ_PAGE | Page Interrupt | Edge sensitive | | | |
| IRQ_TIM_GSM | | Edge sensitive | | | |
| IRQ_TSP | Timed serial port Interrupt | Edge sensitive | | | |
| IRQ_SIM | SIM Interrupt | Level sensitive | | | |
| IRQ_F_USART | Fast interrupt from USART | Level sensitive | | | |
| IRQ_RSS | Radio subsystem interrupt | Edge sensitive | | | |

7.2.5 General Purpose I/O

The general purpose I/O includes keypad scanning, 2 PWM ports and 16 I/O general purpose I/O lines. The general purpose I/O lines are multiplexed onto other functions; if I/O is selected the other function is unavailable.

| I/O pin Assignments | | | | |
|---------------------|------------|-------------|--|--|
| Signal | GEMINI Pin | Use | Signal | |
| IO (0) /nLCDCS | 117 | nLCDCS | | |
| IO (1) /RXE | 116 | STAY_ALIVE | H = PSU kept on L = PSU off | |
| IO (2) /TXE | 115 | VEGA_PWRDWN | L = VEGA powered up H = VEGA powered down | |
| IO (3) /DTR | 114 | HF_ON | L = Hands free Off H = Hands free On | |
| IO (4) /DSR | 110 | RADIO_MUTE | L = Radio Mute Off H = Radio Mute On | |

| I/O pin Assignments | | | | |
|---|------------|-----------------|---|--|
| Signal | GEMINI Pin | Use | Signal | |
| IO (5) /EXTINT | 109 | EXTINT | | |
| IO (6) / nRESETOUT | 106 | PA_LOW | H = Low RF Power level L = High RF power level | |
| IO (7) / SIM_RnW | 105 | CHARGE_LED | L = Charging LED off H = Charging LED on | |
| IO (8) /SIMPWCTRL | 104 | SIM_PWR | | |
| IO (9) /SIM_CD | 95 | nON_HOOK | H = Off hook L = On hook | |
| I/O (10) /LT | 134 | LT (LED output) | | |
| I/O (11) /CLK32 | 73 | nHF_DETECT | H = No Hands Free L = Hands Free connected | |
| I/O (12) /TSPACT(0) | 65 | TSPACT (0) | | |
| I/O (13) /nPWRCS | 56 | nPWRCS | | |
| I/O (14) /nCS1 | 50 | PAGING_LED | L = Paging LED off H = Paging LED On | |
| I/O (15) /nCS0 | 49 | CHARGE_ON | H = Charger On L = Charger Off | |
| 2 outputs have 6 bit PWM capability clocked at 2MHz | | | | |
| LT | 134 | LED backlight | | |
| BU | 120 | Buzzer | | |

Tones are generated by using timer 1 to switch the buzzer PWM on and off at a the frequency of timer 1. By altering the value of timer 1 ringing tunes can be played.

During hands free operation the ringing tone is derived from the DSP using its tone generator.

8 VEGA

8.1 Introduction

VEGA contains the interface circuits to the Audio, RF and auxiliary analogue functions for the baseband circuit.

8.2 Functional Description




Figure 1: VEGA Block Diagram

600-0801

8.2.1 Uplink I and Q

VEGA performs GMSK modulation on .dData samples received form GEMINI at 270Kbits per second




Figure 2: Functional structure of the baseband uplink path

600-0802

8.2.2 Downlink I and Q




Figure 3: Functional structure of the baseband downlink path

600-0803

8.2.3 Power amplifier Ramp

The PA Ramp is formed by 2 D/As, The first, a 5 bit D/A defines the ramp shape, and the second – an 8 bit D/A defines the maximum level.

The ramp shape is defined by 64 steps. The shape can be defined differently for rising and falling ramps. Typically a raised cosine shape will be used as a starting basis of the ramp shape.




Figure 4: Example for the PA ramp

600-0804

The raised cosine shape will be modified to compensate for RF circuit characteristics.

The ramp time is selectable between each step being 1/16 of a bit and each step being 1/8 of a bit giving a maximum ramp time of either $14.77\mu S$ or $29.53\mu S$.

An 8 bit value is used to program the ramp output level.

8.2.4 AFC Control

The 13HMz system clock frequency is controlled by a 13bit sigma-delta D/A in the VEGA chip.




Figure 5: AFC block diagram

600-0805

8.2.5 Audio

VEGA provides the analogue interface for the digital audio samples processed by the DSP in GEMINI.

Voice Uplink path




Figure 6: Voice ADC block diagram

600-0806

Voice Downlink path




Figure 7: Voice DAC block diagram

600-0807

8.2.6 Auxiliary A/D

VEGA provides 5 A/D inputs.

G600 takes advantage of the A/D inputs on VEGA allowing external power to be monitored with just 2 resistors each and no need for a buffer transistor.

| VEGA input | Pin Number | Use | Range |
|------------|------------|---------------------|--|
| ADC0 | 36 | Battery Voltage | 0 = 0V 3FFh = 9.0V |
| ADC1 | 37 | Battery Type | 0~136h = Ni-MH 137~3FFh = Li-ION |
| ADC2 | 38 | Battery Temperature | 0D5h = +70oC 249h = +25oC 3FBh = -20oC |
| ADC3 | 39 | nADP _SENSE | 0~168h = Data Adaptor 17C~1EDh = RS232 Direct Cable 230~2C0h = SMS Cable 2L8~365h = Headset Adaptor Other value = No Adaptor |
| ADC4 | 40 | Current | 0h = 0mAh 3FFh = 800mAh |

9 POWER SUPPLIES

9.1 Introduction

This section describes the Power Supply Unit (PSU) used on the G600 logic PCB and the method by which it is controlled.

This section has detailed information on:

- 1. An overview of the circuit functionality
- 2. Powering-up the phone
- 3. Powering-down the phone
- 4. Power management

9.2 Overview

The circuit contains two linear regulators; 3.6V for the LCD and 3.0V for everything else, analogue and digital. There is a low current step-up converter to provide 5.0V for the SIM interface. The battery voltage detector, nominally set to 3.6V prevents the phone from powering up if the battery voltage is very low (to avoid deep battery discharge), The detector also provides an interrupt to shut down the phone if the battery is suddenly removed – primarily to protect the SIM.

The SIM power supply should be enabled and disabled as part of the SIM interface procedures and therefore falls outside the scope of this document.




Figure 1: Block diagram

600-1001

| Signal | CPU I/O | Description |
|---------------|---------|---|
| KBR0 | 1 | Power key. This signal is connected to the KBR0 pin on GEMINI. When the power key is held down this signal is HIGH |
| EXT_PWR | NC | External power supply from AC adapter etc. When present, the PSU is forced on |
| EXT_PWR_SENSE | 1 | EXT_PWR scaled and sensed by the CPU as an analogue voltage |
| BAT_VOLT | I | Scaled battery voltage. This parameter is measured by the CPU and used for gas gauging, regulating LED brightness, charging and to decide when to power-down etc. |

| Signal | CPU I/O | Description |
|-------------|---------|--|
| LUA | 1 | External interrupt to the CPU. The voltage detector output goes LOW when the battery voltage drops below 3.6V. If the phone is on, this signal forces the PSU off and the interrupt initiates an emergency power down procedure. If the phone is off, a LOW on this signal will lock the PSU off. EXTINT can override all signals except EXT_PWR |
| LOGIC_PWR | 0 | Signal generated by the CPU to hold the PSU on. Active high |
| DC_OUT | NC | Chip select to the 3.0 and 3.4V regulators. Active low |
| SIM_PWR_CNT | 0 | Output from the CPU to enable the SIM 5.0V supply. Active high DEV |
| nIGNITION | I | Vehicle ignition. When the vehicle ignition is on, this signal is LOW. This is sensed by the CPU as an analogue voltage |

9.3 Power-up

The power-up procedure has two phases: There is an initial check to see if the battery is in good condition. If successful, the second phase determines the source of the power-up request, key press, external power, accessory etc. and acts accordingly.

The phone can be defined as powered-on whenever the linear regulators are active. It is not always obvious to the user that the phone is powered-on as it may be in one of four modes.

| Sleep | In this mode the CPU has been prevented from deactivating the linear regulators by EXT_PWR. There is no CPU activity |
|------------|---|
| Charge | The CPU is alive but may <i>only</i> perform battery charging functions and monitor the power key. |
| Restricted | LEDs light, beeps, can charge battery etc. but it is <i>not</i> permitted to use the radio. |
| Active | The mobile is fully functional; LEDs light, beeps, search for network etc. |

9.3.1 Battery Condition

The CPU must check the battery condition before deciding to power-up. The CPU can measure battery voltage and temperature. If the temperature measurement is invalid, giving a ridiculous temperature reading; a non-standard battery has been fitted, the battery is missing or the whole phone is operating far outside its specified temperature range. In any of these cases the phone must not power up. The CPU will regularly monitor the battery condition while the phone is on.

If EXT_PWR is present the regulators will be forced on and the CPU will not be able to deactivate them. If the CPU wants to power-down, all it can do is to enter sleep mode.

| Battery Voltage (V) | Temp. reading | EXT_PWR_SENSE | Result |
|---------------------|---------------|---------------|----------------------------|
| X (don't care) | invalid | 0.5V | Power-down (battery fault) |
| Х | invalid | 1.2V | Sleep (battery fault) |
| <4.0 | x | <0.5V | Power-down (low battery) |
| <4.0 | valid | 1.2V | LOW |
| >4.0 | valid | х | ок |

9.3.2 Power-up Sequence

The power-up sequence can be initiated by pressing the power key or by the presence of an external power source on the signal EXT_PWR. Both enable the linear regulators and the CPU becomes active. The CPU must then check the battery condition; if the phone is not required to power-down or sleep immediately, the result must be OK or LOW. The CPU then checks to see if a hands-free unit is connected by polling the nHF_SENSE signal, LOW when HF is connected.

Now the CPU can make the decision whether to remain powered-up or not according to the truth-table below. In each case the active parameters are shaded.

| Battery condition | HF | EXT_PWR_SENSE | nIGNITION | KBR0 | LOGIC_PWR | Mode |
|-------------------|-----|---------------|-----------|------|-----------|----------------------|
| ОК | X | X | X | 1 | 1 | active |
| LOW | Х | >1.2V | X | 1 | 1 | restricted |
| OK or LOW | no | >1.2V | Х | 0 | 1 | charge |
| ОК | yes | >1.2V | <0.5V | 0 | 1 | active or charge |
| LOW | yes | >1.2V | <0.5V | 0 | 1 | restricted or charge |

With a hands-free, the phone can be configured via the MMI to power-up and down with transitions of the vehicle ignition. These are sensed by the CPU on nIGNITION, LOW when the ignition is on.

Any other state than those in the table will cause the phone to deactivate the PSU by setting STAY ALIVE LOW.

While the CPU is active, it must monitor the battery condition and accessory connectivity and change state accordingly.

| Current mode | HF | EXT_PWR_SENSE | nIGNITION | KBR0 | Battery condition | New mode |
|--------------|----|---------------|-----------|------|----------------------|------------|
| charge | Х | X | Х | 1 | ОК | active |
| charge | Х | 1.2V | Х | 1 | LOW | restricted |
| restricted | Х | х | Х | 0 | ок | active |

9.4 Power-down

There are two power-down procedures;

| Normal power-down | In this case, the software has full control over the power-down procedure. Calls can be terminated gracefully etc. In some cases the PSU is not deactivated but there is a change of operating mode |
|----------------------|---|
| Emergency power-down | This situation is caused by battery removal and is flagged by EXTINT. In this case the CPU only has time to perform a subset of the normal procedure. The priority is to prevent corruption of SIM data |

The truth-table for the power state transitions are shown below, the cause of a transition is shaded. In some cases the phone does not power down completely but may enter a state of reduced functionality e.g. from active to charge mode.

When the new mode is OFF or sleep, the CPU will set STAY_ALIVE LOW.

| Current mode | Battery Voltage | HF | nIGNITION | EXTINT | KBR0 | EXT_PWR _SENSE | Power down | New mode |
|--------------|--------------------|-----|-----------|--------|------|-------------------|------------|------------|
| X | | Х | Х | 1 | X | <0.5V | normal | OFF |
| X | X | Х | Х | 0 | X | X | emergency | OFF |
| Х | Х | Х | Х | 1 | 1 | <0.5V | normal | OFF |
| active | <4.0V | Х | Х | 1 | 0 | >1.2V | normal | restricted |
| active | <4.0V | no | Х | 1 | 1 | >1.2V | normal | charge |
| active | <4.0V | yes | >2.5V | 1 | 1 | Х | normal | OFF |
| active | <4.0V | yes | <0.5V | 1 | 1 | >1.2V | normal | charge |
| active | <4.0V | yes | >2.5V | 1 | 0 | Х | normal | OFF |
| active | Х | no | Х | 1 | 1 | >1.2V | normal | charge |
| active | Х | yes | <0.5V | 1 | 1 | >1.2V | normal | charge |
| active | Х | yes | >2.5V | 1 | 1 | Х | normal | OFF |
| active | Х | yes | >2.5V | 1 | 0 | >1.2V | normal | OFF |
| active | Х | Х | Х | 1 | 0 | <0.5V | normal | OFF |

9.5 Power Management

The Power supply circuit needs to supply regulated power to the baseband and RF parts, control battery charging and monitor battery usage.

G600 must achieve 2 types of battery operation - 4 cell Ni-MH and 2 cell Li-ION.

The power supply section consists of four parts;

- 1. Power-on circuitry,
- 2. Voltage regulators,
- 3. Battery charging circuitry,
- 4. Power fail detection.

In order to reduce the size and weight of the phone, two Li-ION cells have been chosen as the main power source. To reduce the cost of the phone four Ni-MH cells can be used as the optional power source. The Li-ION standard battery gives 400mAH (typical) capacity. The optional Ni_MH battery gives 670mAH capacity.

Battery operating voltage range:

4.5V (minimum safe discharge)

6V (maximum fully charged Ni-MH)

8.2V (maximum fully charged Li-ION)

The G600 battery management operates with the following voltage levels:

| Battery Voltage | Li-ION | | Ni-MH | | |
|-----------------|--------|-------|-------|-------|--|
| B-Icon 3 bar | 7.55< | | 4.90< | | |
| B-Icon 2 bar | 7.20< | <7.55 | 4.75< | <4.90 | |
| B-Icon 1 bar | 6.00< | <7.20 | 4.50< | <4.75 | |
| LVA | | <6.00 | | <4.50 | |

NOTE:

During charging, the voltage could rise as high as 9.4V and all circuitry connected to the battery must be designed to operate up to this voltage.

A block diagram for a four cell power supply is shown in figure 2 below, note that the battery voltage is stepped-up to power 5V SIM cards or the 5V RF power amplifier. This circuit also shows a Power-On-Reset (POR) to hold the CPU in a reset state while the supply voltage and system clock stabilize.




Figure 2: Power supply block diagram

9.5.1 Power On Circuit

There are two mechanisms for powering on the Hand-held: Power Key or External power. The Hand-held is kept powered on by the CPU, stay alive, or external power. This means that the phone remains powered up all the time that external power is present. To minimize drain on external power, for example, while the phone is connected to a car kit with ignition off, the phone is put into sleep-mode to give an average power use of less than 2mA. For a 20AHr car battery this would give approximately 416 days before the battery would run flat, if left connected and the phone powered off – assuming no battery self discharge.

Voltage Regulation

Using four cell Ni-MH or two cell Li-ION with 3.0V logic gives no problems with high regulator voltage dropout. Especially in Li-ION cells, high voltage dropout reduces the efficiency more than a small voltage dropout. To increase the current consumption efficiency, the G600 uses 3.4V step-down DC/DC voltage regulators. The DC/DC step-down circuitry uses two regulators on the LOGIC side and three regulators on the RF side to reduce the power loss to minimum.

The G600 has the following power sources:

D3V: Baseband power supply for digital circuitry (GEMINI and Memory)

Voltage 3.0V±5% Current 200mA max.

A3V: Baseband power supply for Analogue circuitry (VEGA and Voice-Memo)

Voltage 3.0V ±5% Current 200mA max.

D5V, SIM5V : SIM power supply (SIM access interface)

Voltage $5.0V \pm 5\%$ Current 50mA max.

VDD: Common power supply

Voltage 8.5V max.
Current 200mA max.

VDD power source is supplied by either the battery or the EXT_PWR. VDD supplies the 3.4V step-down DC/DC converter, 5.5V step-up DC/DC converter and the LED's.

DCOUT: Step-down DC/DC converter output (input power for D3V and A3V regulators)

Voltage $3.445V \pm 5\%$ Current 250mA max.

Ext_PWR : External power supply

Voltage $9.2V \pm 0.2V$ Current $430\text{mA} \pm 30\text{mA}$

VBAT: Battery power supply

Ni-MH Li-ION

Voltage 4.8V nominal 7.2V nominal

9.5.2 Battery Charging circuit

The CPU within the phone controls the battery charging. When external power is present the phone is automatically switched on. If rechargeable cells are detected and the temperature is within specified limits the charger starts using a rapid charge algorithm.

With Ni-MH cells, charging is determined by delta V, with time, temperature and voltage safeguards. With Li-ION, cells, charging is determined by constant current, with time, temperature and voltage safeguards.

Deeply Discharged batteries

When a battery is deeply discharged, there may not be enough power to power on the phone for charging. In this case the charging circuit must automatically detect if the batteries are rechargeable and start slow trickle charge until there is enough power to switch on the phone.

9.5.3 Power Fail

The SIM card contains EEPROM; if power fails while the SIM is active, the SIM may corrupt its memory as the supply voltage drops out of specification.

The nLVA_INT is a non-maskable interrupt to the CPU, which forces exception processing whenever the battery voltage drops below 3.2V.

POWER SUPPLIES

This page is let intentionally blank.

10 ACCESSORIES

10.1 Handsfree Unit - Circuit Description

10.1.1 General Description

The handsfree unit consists of audio processing, power supply and external power for the charging circuitry within the handheld unit.

A digital signal processor (DSP) is used to remove the local echo or feedback created between the loudspeaker and microphone.

The analogue speech signal is converted into digital form using CODECs, which perform analogue to digital and digital to analogue conversion on the received and transmitted audio.

The handheld unit has an internal charging circuit. The handsfree unit uses this facility to charge the attached battery.

The connector at the base of the handheld unit contains a mechanical RF switch. When the connector is in use the RF signal is disconnected from the internal antenna and sent out through the handsfree unit RF cable.

10.1.2 Detailed Description

TX Audio

The external microphone connects to P301. The voice signal from the microphone is amplified by U311 and converted into a digital form by U305. U305 is a CODEC containing an analogue to digital converter for the transmitted audio, and a digital to analogue converter for the received audio.

The digitized speech is processed by U306 (DSP echo canceller). The output from pin 13 of the DSP is reconverted into analogue form by U304 (CODEC). Further amplification is provided by U301 and U315. The audio signal is then transmitted via P201 to the handheld unit for further processing.

RX Audio

The voice signal from the handheld unit is amplified by the handsfree unit. P201 connects the audio signal from the handheld to the handsfree unit via pin 4. U301 provides initial amplification of the received audio. R324 is a variable resistor controlled by the thumbwheel on the side of the handsfree case, providing volume level control.

The voice signal is converted into digital by U304 and processed by the DSP (U306). U305 reconverts the speech into analogue form. Further amplification is provided by U308, the output of which passes to the internal speaker via J300 and P300. If an external speaker is connected to J300 then the path to the internal speaker is broken and the audio is transmitted to the external source via J300.

Power Supply

Supply for the handsfree unit is provided via P203. Reverse voltage protection is provided by D201. An active low signal from the handheld unit (nLogic Pwr) switches Q202 and Q203 ON. Activation of Q203 switches the base of Q204 low, enabling the positive supply through Q204 to the voltage regulators. D202 provides over-voltage protection. Should the supply exceed 16V, D202 will break down switching Q201 ON and sending the base of Q203 low, switching Q204 OFF.

The output from Q204 takes two paths. Through Q309 the positive 13V supply is regulated down to 5V by U302 and U303. U302 supplies the DSP, CODECs and reset control. U303 supplies the audio amplifiers.

The 13V supply is also regulated down to 6.7V for the external power supply for the handheld unit. U101 is a switching regulator that provides this function.

Level Detector

A sample of the output audio is taken from J300 pin 2. U309 detects the audio signal level on pin 1. If the detected speaker audio level is high, then pin 6 will go low. A low signal on pin 6 switches Q305 ON, switching positive supply onto Q306. Q306 switches R305 into the TX audio path, reducing the audio level.

Reset Circuit

U310 and U314 form the reset circuit. U314 is a voltage level detector whose output goes low if the supply drops below 4.5V. When nHF ON is low (P201 pin 7), Q307 is switched on, pulling the input to U310 high. This signal also feeds the two analogue switches turning them on. On this line going high U310 Q output will go high for a predefined time of approximately 5μ S, turning Q308 ON and pulling the reset line low.

10.1.3 Path Description

The following lists the direct connection between parts of a given portion of the circuit.

TX Audio

Path from P301 Pin 1 Microphone connection on PCB-GND REF POINT TP309

| P301 | 2 PIN Connector | Pin 1 or TP310 | |
|------|------------------|---------------------------|---------------|
| U311 | Amplifier | Input pin 1 | Output pin 4 |
| U305 | CODEC | Input pin 24 | Output pin 13 |
| U306 | DSP | Input pin 9 | Output pin 13 |
| U304 | CODEC | Input pin 12 | Output pin 5 |
| U301 | Amplifier | Input pin 5 | Output pin 7 |
| U312 | Analogue Switch | Input pin 2 | Output pin 1 |
| U315 | Amplifier | Input pin 3 | Output pin 4 |
| P201 | 16 PIN Connector | Pin 3 (TX_Audio) or TP201 | |

RX Audio

Path from P201 Pin 4 (RX_Audio) Main unit connector on PCB-GND REF POINT TP312

| P201 | 16 PIN Connector | Pin 4 (RX_Audio) or TP304 | |
|------|--------------------|---------------------------|---------------|
| U301 | Amplifier | Input pin 2 | Output pin 1 |
| R324 | Volume Control | Input pin 1 | Output pin 2 |
| U304 | CODEC | Input pin 24 | Output pin 13 |
| U306 | DSP | Input pin 10 | Output pin 14 |
| U305 | CODEC | Input pin 12 | Output pin 5 |
| U313 | Analogue Switch | Input pin 1 | Output pin 2 |
| U308 | Output Amplifier | Input pin 1 | Output pin 4 |
| J300 | Ext Speaker Socket | Input pin 2 or TP311 | Output pin 3 |
| P300 | 2 PIN Connector | Pin 2 | |

Level Detection Circuit

Path from J300 pin 2 EXT SPK SKT or TP311 GND REF POINT TP312

| J300 | Ext Speaker Socket | Pin 2 or TP311 | |
|------|--------------------|----------------|--------------|
| U309 | Level Detector | Input pin 1 | Output pin 6 |
| Q305 | PNP Transistor | Input B | Output C |
| Q306 | NPN Transistor | Input B | Output C |

Power Supply Circuit

Path from P203 pin 1 +Battery from car or TP203

| P203 | 6 PIN Connector | Pin 1 or TP203 | |
|------------------|-----------------|----------------|--------------|
| D201 | Diode | Input pin 1 | Output Pin 2 |
| Q204 | PNP Transistor | Input E | Output C |
| Q309 | NPN Transistor | Input C | Output E |
| U303 and U302 | 5V Reg | Input pin 3 | Output pin 1 |

External Power Supply

Path from P203 pin 1 +Battery from car or TP203

| P203 | 6 PIN Connector | Pin 1 or TP203 | |
|------|------------------|-----------------|--------------|
| D201 | Diode | Input pin 1 | Output pin 2 |
| Q204 | PNP Transistor | Input pin E | Output pin C |
| Q101 | PNP Transistor | Input pin E | Output pin C |
| D104 | Diode | Input pin 1 | Output pin 2 |
| P201 | 16 PIN Connector | Pin 15 or TP201 | |

Power Amplifier Power Supply

Path from P203 pin 1 +Battery from car or TP203

| P203 | 6 PIN Connector | Pin 1 or TP203 | |
|------|------------------|----------------------|--------------|
| D201 | Diode | Input pin 1 | Output pin 2 |
| Q205 | NPN Transistor | Input pin C | Output pin E |
| U308 | Output Amplifier | Input pin 5 or TP301 | |

10.1.4 Test Points

| TP No. | DESCRIPTION | BOARD LOCATION |
|--------|---------------------------------|----------------|
| TP101 | Switching Voltage Regulator | U102 Pin 2 |
| TP201 | External power | P201 Pin 15 |
| TP202 | nLogic Power | P201 Pin 14 |
| TP203 | Battery + (car) | P203 Pin 1 |
| TP300 | TX Audio (To the handheld unit) | P201 Pin 3 |
| TP301 | Output Amplifier Power | Q205 Pin E |
| TP302 | GND | U308 Pin 3 |
| TP304 | RX Audio (To the handheld unit) | P201 Pin 4 |
| TP305 | Audio GND | P201 Pin 5 |
| TP306 | nHF on | P201 Pin 7 |
| TP307 | Mic override speaker | R355, R309 |
| TP309 | Audio GND | P301 Pin 2 |
| TP310 | Mic | P301 Pin 1 |
| TP311 | Speaker | J300 Pin 2 |
| TP312 | Audio GND | J300 Pin 1 |
| TP313 | U306 pin 3 HCL | U306 Pin 3 |

10.1.5 Adjustment and Calibration

The adjustments that can be made on the handsfree unit are to the external power supply. These are made by adjusting two variable resistors on the PCB. The procedure must be followed if the switching voltage regulator or any other part of the external power supply is replaced.

10.1.6 Procedure

Connect up the Handsfree unit as for normal testing, but do not connect the Handheld unit. Measure the external voltage power supply. Adjust R102 so that this voltage is $7.8V \pm 0.07V$. Once the handheld unit is connected and in a call, R144 is used to adjust the maximum current supplied.

10.2 Dual Charger

10.2.1 Circuit Description

A battery present is detected by the TH input, and battery type is detected by the S input. The S input is open-circuit on a small battery, pulling the base of Q13 high, turning it off. The base of Q2 is pulled low through R24, turning Q2 ON. This switches the extra control resistor VR1 into circuit, increasing the timer clock rate. VR2 is used to control the clock rate when a large battery is connected.

The charging circuit is controlled by the current drawn by the handheld unit. If the handheld unit receives a call and thus requires greater than 300mA, then it switches the charger off, only switching it back on again when the current drops below 200mA. These current levels are controlled by VR3 (set the stop point) and VR4 (set the start point).

The power out for the handheld unit is protected by Q11, Q16, and Q5. When the power is connected, a small current can flow through R27 and the bleed resistor R33. Through the potential divider R39 and R38, this turns Q5 ON, turning Q16 ON. Should the output CN2 become accidentally short-circuited the base of Q5 becomes low turning Q5 OFF. This pulls the base of Q16 high, turning Q16 OFF and shutting off the power.

10.2.2 Adjustment Procedure

If any of the main components in the charger are replaced then the following procedure must be followed. The procedure first adjusts the charge rate timer for each battery, followed by the control current levels for switching the charger on and off.

Connect the charger as shown in the following diagram.




Figure 1: Charger Connections

600-1101

Adjust VR2 until the pulses on pin 3 of IC 2 have a period of 10mS \pm 0.5mS. Open the switch S1 and adjust VR1 until the pulses have a period of 3.45mS \pm 1.5mS.

With S1 closed connect a load of $300\text{mA} \pm 5\text{mA}$ across the output that goes to the handheld unit. Adjust VR3 so that clock pulses on pin 3 of IC 2 stop i.e. there is a steady level of 5V or 0V. Now reduce the load to $200\text{mA} \pm 5\text{mA}$ and adjust VR4 so that the pulses start again.

This page is intentionally blank